Device scaling in sub-100 nm pentacene field-effect transistors

G. S. Tulevski and C. Nuckolls

Department of Chemistry, Columbia University, New York, New York 10027 and the Columbia University Center for Electronics of Molecular Nanostructures, Columbia University, New York, New York 10027

A. Afzali, T. O. Graham, and C. R. Kagan

IBM T. J. Watson Research Center, Yorktown Heights, New York 10598

(Received 11 May 2006; accepted 4 September 2006; published online 30 October 2006)

Reported here is the fabrication of 20–100 nm channel length pentacene field-effect transistors (FETs) with well-behaved current-voltage characteristics. Using a solution deposition method, pentacene grains span entire devices, providing superior contacts. Varying the gate oxide thickness, the effects of scaling on transistor performance is studied. When the channel length to oxide thickness exceeds 5:1, electrostatically well-scaled nanometer FETs are prepared. The results show that the device characteristics are dominated by the contacts. Decreasing the oxide thickness lowers the device turn-on voltage beyond simple field scaling, as sharper bending of the gate potential lines around the contacts more effectively reduces the molecule/source interfacial resistance. © 2006 American Institute of Physics. [DOI: 10.1063/1.2364154]

Organic semiconductors are important because they can serve as the active channels in field-effect transistors (FETs) for low-cost and flexible electronic applications.1–4 Pentacene thin films have received the most attention due to their superior electronic properties relative to other thin film organic semiconductors.5,6 Field-effect mobilities of ~1 cm² V⁻¹ s⁻¹ and current modulations greater than 10⁶ are routinely achieved in micron-size devices, approaching the performance of amorphous silicon FETs. Previously, we reported a soluble precursor of pentacene that allows for solution processing while retaining pentacene’s desirable electrical characteristics.7 Moreover, this method provides devices that are exceedingly stable in air ambient at low operating powers.8 In this letter, we study nanoscale pentacene FETs to understand the scaling required to increase the device speed and output current, lower the operating voltage, and reduce the likelihood of device degradation via thermal oxidation. In prior studies, nanoscale organic FETs were studied using vacuum deposited organic semiconductors. All, but one report,9 show superlinear IV curves attributed to high resistance electrical contacts between the metal electrodes and the organic semiconductor.10–22 In contrast, we report here that the solution method provides uniform thin film morphology for facile and reproducible fabrication of well-behaved nanoscale FETs and allows us to study the device scaling, electrostatics, and contact resistance.

The device structures, shown in Fig. 1, are fabricated by thermally growing 3, 5, or 10 nm of SiO₂ (t oxide) onto heavily n-doped silicon wafers that serve as the dielectric and gate of the transistors, respectively. Electron beam lithography is used to define 12 sets of source-drain electrodes (1 nm Ti/19 nm Au), with device channel lengths (L) ranging from 20 to 100 nm and widths (W) of 250 nm. To minimize the gate leakage, a 100 nm silicon oxide layer is e-beam evaporated to further insulate the large area contact pads from the gate. The large metal contact pads (10 nm Ti/190 nm Au) are then deposited onto the insulating layer so they make contact with the e-beam written electrodes. In the final fabrication step, 100 nm SiO₂ windows were defined to isolate the channel from the rest of the electrode structure. This ensures that the electrical current we measure is only due to the nanometer scale channels. The device structures are cleaned with acetone, methanol, and ethanol and further treated with an oxygen plasma. Pentacene is then deposited onto these devices by first spin coating the n-sulfinyl acetamide pentacene precursor and then annealing (200 °C in N₂ glovebox) by a procedure that has been previously reported.7,8 The edges of the resultant devices are then cleaned to reduce device leakage. The transistor behavior was measured in air ambient using a probe station and parameter analyzer. Figures 2(a) and 2(b) show the representative device characteristics for 20 and 60 nm channel length pentacene devices. The devices behave like long channel transistors.
The gate dielectric. One would expect the contact resistance to be larger in vacuum deposited devices. The effect of source electrode to the semiconductor. Vacuum deposited organic semiconductors have nonideal I–V characteristics, showing superlinear behavior and a lack of current saturation. This has also been seen in micron scale devices at low source-drain voltages and is known as current crowding. The superlinear behavior is a result of the contacts behaving as "Schottky" barriers limiting charge injection from the metal electrode surface and the surface of the gate dielectric. One would expect the contact resistance to be larger in vacuum deposited devices. The effect of the contacts behaving as "Schottky" barriers limiting charge injection from the metal electrode surface and the surface of the gate dielectric. This suggests that increasing the source-drain voltage reduces the device contact resistance. This is indicative of contact dominated devices where the output characteristics are limited by charge injection rather than the channel resistance. In such devices, the source-drain voltage not only drives charge across the channel but can modulate the contact resistance to lower the injection barrier.

In order to separate the device electrostatics from the contact resistance, the gate oxide thickness was varied from 3 to 10 nm. In Fig. 3(a), the differential conductance, calculated as the derivative of the normalized contact resistance $RC_{W}/I_{on}$ vs $V_{G}/V_{th}$ for SiO$_2$ thicknesses of 3, 5, and 10 nm. Device resistances are calculated in the linear regime from the slope of the $I_{d}/V_{G}$ characteristics where both $V_{G}$ and $V_{D}$ are scanned from 0 to $-1.2$ V for the 3 nm gate oxide, 0 to $-3.6$ V for the 5 nm gate oxide, and 0 to $-7.2$ V for the 10 nm gate oxide.

Figure 2(c) shows the drain current versus gate voltage at fixed source-drain voltage for a device with a 60 nm channel length and a 5 nm SiO$_2$ gate dielectric. The plot clearly shows $p$-type behavior of the devices as the drain current increases with increasing negative gate voltages and remains off at positive gate voltages. The curves are shifted to the left as the source-drain voltage is made increasing negatively. This suggests that increasing the source-drain voltage reduces the device contact resistance. This is indicative of contact dominated devices where the output characteristics are limited by charge injection rather than the channel resistance. In such devices, the source-drain voltage not only drives charge across the channel but can modulate the contact resistance to lower the injection barrier.
lated from the slope of the $I_D$ vs $V_G$ curves in the saturation regime (high $V_D$), is plotted versus channel length for all oxide thicknesses. We plot differential conductance instead of mobility because these devices are dominated by contact resistance, whereas mobility is used to describe charge diffusion across the channel. At larger channel lengths, the differential conductance is constant with channel length, consistent with a contact dominated device. This is in agreement with our previous studies, where the device resistance was shown to be channel length independent arising from resistance of the contacts. It is important to note that in the sharply around the contacts causing more effective reduction the semiconducting channel, the potential lines bend more oxide, the more effective the field is per unit thickness of oxides, even where $t_{ox}$ is equivalent. The thinner the gate oxide, the more effective the field is per unit thickness of gate oxide. This is due to the shape of the gate constant potential lines of the devices. As the gate is brought closer to the semiconducting channel, the potential lines bend more sharply around the contacts causing more effective reduction of the metal-molecule barrier, more substantially lowering the contact resistance.

It is important to note that in the 3 nm gate oxide devices, the applied gate field was limited to 0.4 V/nm as higher applied fields lead to leakage and breakdown of the dielectric. The inability to operate the devices at higher gate fields leads to a lower maximum conductance [Fig. 3(a)] even though the contact resistance is actually lower.

In conclusion, we readily and reproducibly fabricated well-behaved sub-100 nm pentacene FETs using a solution deposition process. The improved morphology that allows individual grains to span the electrodes creates superior contacts compared to vacuum deposited pentacene in nanoscale organic FETs and provides motivation to develop alternative solution processable materials. This letter considers proper device scaling in nanoscale organic FETs. At ratios of channel length to oxide thickness greater than 5:1 maximum current modulation was attained. The nanoscale organic FET’s performance is dominated by the contact resistance, as opposed to the device channel. The contact resistance present at the source/molecule interface was reduced by applying higher drain and gate voltages. As the gate oxide is thinned, the gate more effectively reduces the barrier at the source/molecule interface due to sharper contour of the potential lines at the contacts.

The authors would like to thank IBM’s CSS for their contribution to device fabrication. They would also like to thank Columbia’s Nanoscale Science and Engineering Initiative of the National Science Foundation under NSF Award No. CHE-0117752. One of the authors (G.S.T.) thanks the Arun Guthikonda Memorial Fellowship.